tree b9ee977fb88744925bc5e5e4e9cd6673a47a331b
parent d6d6c513f5d2d14651336fb4e30f097822b46f29
author Xingyu Wu <xingyu.wu@starfivetech.com> 1692628909 +0800
committer Mark Brown <broonie@kernel.org> 1692795400 +0100
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQEzBAABCgAdFiEEreZoqmdXGLWf4p/qJNaLcl1Uh9AFAmTmAggACgkQJNaLcl1U
 h9ClZAf+IvVzlaKsY/klBxg+m/k5rgjGeV3Jos0Q2vmayUm+nuWOnD+7CpqK/kPw
 bMEziG3Br19Y5gCF/wnlt4TkAvlhyCVK6mlUYKgnR/kRulWdme1LKkdPQitTHpQl
 6JpU72Yni5UdpYIG4R824QgzmnB4DAIPpmbn975dztUrzLMQf/+WG/iv4xYNbECc
 ZbozSknPEEUMNqNcXaYA7FUnKWGlEOpNpcuxt3/Y5pQji470JOJPb6fff7DtIV6v
 qeJLF5TfsMjXo+nfgQkLFNXLK0U0GYIIAD6QJn4mMbwkqvOwI6Kc5/51eiveA3qQ
 A4P6X/6EaoCFiAGwiLi8uSmG5wapCg==
 =54lv
 -----END PGP SIGNATURE-----

ASoC: dwc: i2s: Add StarFive JH7110 SoC support

Add StarFive JH7110(TX0/TX1/RX channels) SoC support in the
designware I2S driver and a flag to check if it is on the JH7110 SoC.

These channels need to enable clocks, resets and syscon register on the
JH7110 SoC. So add init ops in platform data for the JH7110 SoC to do this.

Their resets should be deassert before changing the parent of clocks so
these are done in the init ops of platform data.

The I2S controllers use DMA controller by platform data on the JH7110
and their settings about snd_dmaengine_dai_dma_data() should be added
in the dw_configure_dai_by_pd(). And use dmaengine PCM registration if
these do not have IRQ on the JH7110 SoC.

Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
Link: https://lore.kernel.org/r/20230821144151.207339-4-xingyu.wu@starfivetech.com
Signed-off-by: Mark Brown <broonie@kernel.org>